30+ days ago - req26747

FPGA Design Verification Engineer

Research & development

Electrical engineering

In a nutshell

Location

Veldhoven, Netherlands

Team

Research & development

Experience

3-7 years

Degree

Master

Job Category

Electrical engineering

Travel

No

Introduction

Are you challenged by demanding electronics projects in a multidisciplinary context? Do you have the technical capabilities to provide innovative architectures which enable our product roadmap? Do you have a Bachelor- or Master’s Degree in Electrical Engineering and multiple years of experience as a FPGA Design Verification Engineer and/or FPGA designer? We might be looking for you!

Job Mission

As a FPGA Design Verification Engineer you are a key technical contributor to a multidisciplinary team of designers who act on (sub-)system level.You take responsibility to set the standard for Verification process in the team and for the verification of FPGA IP blocks (communication link’s, download modules) for new and existing ASML products .

Job Description

As a FPGA DesignVerification Engineer in the Generic Design Blocks (GDB) team you areresponsible for the following:

  • Act as the EDEVrepresentative in a multidisciplinary design team.
  • Interact intensively withcolleagues from the software & hardware department.
  • Define, document andmaintain requirements of various IP’s (firmware GBD’s).
  • Define, document, andexecute tests to ensure that the firmware satisfy the requirements.
  • Perform trade-off studiesto determine the preferred implementation scenario for new or changedfunctions. Get agreement with stakeholders.
  • Contribute to GDB roadmapand building-blocks. COTS solutions and using industry standards are highlypreferred.
  • Make work breakdown andplanning for the various firmware products, adjusted with other stakeholders.
  • Analyze and solve GDBdesign issues.

Education

Bachelor- or Master Degree in Electrical Engineering or Computer Science.

Experience

  • 3+ years of experience as a Verification Engineer with FPGA’s is a must have.
  • Experience with System Verilog is a must have
  • Understanding of VHDL / Verilog Designs is a must have.
  • Experience with Assertion Based Verification (SVA especially, PSL) is strongly preferred
  • Broad technical knowledge of digital IP’s (Firmware building-blocks) is preferred.
  • Experience with Altera / Xilinx Design Flow is preferred.

Personal skills

  • Highmotivated team player with excellentsocial, communication andgoodcoaching skills.
  • Ability to give technical direction in a team ofdesigners/verification engineers.
  • Able to set the standard and proactively contributeto the Way of Working
  • Quality and efficiency focus
  • Pragmatic attitude
  • Organizes work effectively and logically
  • Fluent English in word and in writing

Context of the position

The sector Development & Engineering (D&E) of ASML isresponsible for the specification, design and realization of the products inthe ASML portfolio.
Within the sector D&Ethe department Electronic Development (EDEV) is responsible for thedefinition, realization, qualification and integration of all electronicfunctions and modules within these products.
Within EDEV the group ElectricalSystem Architecture (ESA) is responsible for the architecture, design,realization and qualification of electrical functions that are relevant forthe system as a whole (i.e. not only for a particular subsystem orcomponent). The GDB team is part of the ESA group and responsible for thedevelopment and maintenance of generic FPGA IP blocks (including HW) for allASML PCBA and FPGA designs.

The Verification Engineer will report to the team leader of the GDB team.

Other information

What is working at ASML like? Check this out: https://www.youtube.com/watch?v=qXpAMguP-vQ

Please add your complete & recent CV and cover letter for this position to your application.
We can't process your application without the above mentioned documents.

*This position requires access to U.S. controlled technology, as defined in the United States Export Administration Regulations. Qualified candidates must be legally authorized to access such U.S. controlled technology prior to beginning work. Business demands may require ASML to proceed with applicants who are immediately eligible to access U.S. controlled technology.